



- STI, N and P Well,
- gate dielectric formation (plasma nitrided thermal oxidation or deposited oxynitride or nitride)
- Intrinsic polySi (~150nm) and intrinsic polyGe (~150nm) deposition
- Poly Si and PolyGe stack etch

Fig. 1




- Fat Spacer formation
- Oxide/nitride liner deposition
 - Conformal CVD or plasma CVD SiO₂ deposition
 - RIE directional etching of SiO₂

Fig. 2



Extension implant conditions	
N+ extension	
As	1 to 10 KeV, 5E14 to 5E15 atoms/cm2
with oxide or nitride spacer thickness 1nm to 5nm	
P+ extension	
BF2	1 to 15 KeV, 5E14 to 5E15 atoms/cm2 or
B	0.2 to 3 KeV, 5E14 to 5E15 atoms/cm2



1. Removal of disposable spacer and liner
2. N+ or P+ extension formation
 - oxide or nitride spacer (less than 5nm for N, 15nm for P) formation by CVD deposition followed by RIE etch
 - As (for N) or B (for P) ion implantation, (halo implantations if necessary) with appropriate photo process to form implant blocking mask

Fig. 4





Fig. 5



1. Silicide formation (CoSi₂ or NiSi)
 2. Device passivation insulator formation
 - CVD or PECVD of nitride and BPSG (Boronphosphorous Silicate) and planarization
 3. Contact (W stud) and metal (Cu or Al) wiring formation

Fig. 6